|
|||||||||||||||||||
Product Information Device Database® Downloads Compliance Testing Distributors |
NXP (founded by Philips) LPC1857The NXP (founded by Philips) LPC1857 is an ARM Cortex-M3 processor: - running at frequencies of up to 180 MHz - Memory Protection Unit (MPU) - Nested Vectored Interrupt Controller (NVIC) - Non-maskable Interrupt (NMI) input - JTAG and Serial Wire Debug, serial trace - ETM and ETB support - System tick timer - Four reduced power modes: Sleep, Deep-sleep, Power-down, Deep power-down On-chip memory: - Up to 1024 kB dual bank Flash - Up to 136 kB SRAM for code and data use - Two 32 kB SRAM blocks with separate bus access - 32 kB ROM containing boot code and on-chip software drivers - 32-bit One-Time Programmable (OTP) memory Clocks: - Clock generation unit - Crystal oscillator (1 MHz to 25 MHz) - 12 MHz internal RC osc. - Ultra-low power RTC crystal osc. - On-chip PLL allows CPU operation up to the max. CPU rate - Second, dedicated PLL may be used for the USB IF - Clock output Serial interfaces: - Quad SPI Flash IF (SPIFI) - 10/100T Ethernet MAC (RMII and MII IF) - HS USB 2.0 Host/Device/OTG IF (DMA support, on-chip PHY) - HS USB 2.0 Host/Device IF (DMA support, on-chip full-speed PHY, ULPI IF) - four 550 UARTs - C_CAN 2.0B controller with one channel - 2 SSP controllers - Fast-mode Plus I2C-bus IF - standard I2C-bus IF - I2S IF Digital peripherals: - External Memory Controller (EMC) supporting external SRAM, ROM, NOR flash, SDRAM - LCD controller - SD/MMC card IF - 8-channel General-Purpose DMA (GPDMA) controller - Up to 80 General-Purpose Input/Output (GPIO) pins - State Configurable Timer (SCT) subsystem on AHB - Four general-purpose timer/counters - One motor control PWM for 3-phase motor control - One Quadrature Encoder IF (QEI) - Repetitive Interrupt timer (RI timer) - Windowed watchdog time. - Ultra-low power Real-Time Clock (RTC) - Alarm timer Analog peripherals: - 10-bit DAC - two 10-bit ADCs Security: - Hardware-based AES security engine - Two 128-bit secure OTP memories for AES key storage.
| ||||||||||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.