|
|||||||||||
Product Information Device Database® Downloads Compliance Testing Distributors |
NXP (founded by Philips) LPC1114/102The NXP (founded by Philips) LPC1114/102 is an ARM Cortex-M0 processor: - running at frequencies of up to 50 MHz - Nested Vectored Interrupt Controller (NVIC) - Serial Wire Debug - System tick timer Memory: - 32 kB on-chip Flash (ISP and IAP via on-chip bootloader software) - 4 kB SRAM Digital peripherals: - 22 General Purpose I/O (GPIO) pins - GPIO pins can be used as edge/level sensitive interrupt sources - High-current source output driver (20 mA) on one pin - High-current sink driver (20 mA) on true open-drain pins - 4 general purpose counter/timers - Programmable windowed WatchDog Timer (WDT) Analog peripherals: - 10-bit ADC with input multiplexing among 8 pins Serial interfaces: - UART with internal FIFO, and RS-485 support - 2 SSP controllers with FIFO and multi-protocol capabilities - I2C-bus interface Clock generation: - Crystal Oscillator (SysOsc) with operating range of 1 MHz to 25 MHz - 12 MHz internal RC Oscillator (IRC) - Internal low-power, Low-Frequency Oscillator (LFOsc) with programmable frequency output - Clock input for external system clock (25 MHz typical) - PLL allows CPU operation up to the maximum CPU rate - Clock output function with divider that can reflect various clocks Power control: - integrated PMU (Power Management Unit) - 3 reduced power modes: Sleep, Deep-sleep, and Deep power-down - Power profiles residing in boot ROM allowing to optimize performance and minimize power consumption - Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 13 of the functional pins. - Power-On Reset (POR). - Brown-Out Detect (BOD) Unique device serial number for identification Single power supply (1.8 V to 3.6 V).
| ||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.