|
||||||||||||||||
Product Information Device Database® Downloads Compliance Testing Distributors |
Spansion MB9AFA31LThe Spansion MB9AFA31L is a 32-bit ARM Cortex-M3 Core (r2p1) - Up to 20MHz Frequency Operation - Nested Vectored Interrupt Controller (NVIC) - 24-bit System timer (SysTick) On-chip Memories - Up to 128 Kbyte Flash - Up to 16 Kbyte SRAM LCD controller (LCDC) Multi-function Serial Interface (Max. 8channels) - UART, CSIO, I2C A/D Converter (Max. 16channels) - 12-bit A/D Converter - Priority conversion available (priority at 2levels) D/A Converter (Max 2channels) - 10-bit resolution Base Timer (Max. 8channels) - Operation mode: 16-bit PWM, 16-bit PPG, 16/32-bit reload, 16/32-bit PWC General Purpose I/O Port - Up to 84 fast general purpose I/O Ports - Some pins are 5V tolerant I/O Multi-function Timer - 16-bit free-run timer x 3ch. - Input capture x 4ch. - Output compare x 6ch. - A/D activating compare x 3ch. - Waveform generator x 3ch. - 16-bit PPG timer x 3ch. HDMI-CEC/Remote Control Receiver (Up to 2channels) Real-time clock (RTC) External Interrupt Controller Unit - Up to 16 external interrupt input pins - Include one non-maskable interrupt (NMI) input pin Watchdog Timer (2channels) Clock and Reset - 5 clock sources (2 ext. osc, 2 built-in CR osc, and Main PLL) - Reset sources: INITX Pins, POR, SW, Watchdog, LVD, CSV Clock Super Visor (CSV) - Ext. OSC clock failure (clock stop) detect - Ext. OSC frequency anomaly detect Low Voltage Detector (LVD) - LVD1: error reporting via interrupt - LVD2: auto-reset operation Low-Power Consumption Mode - 6 low-power consumption modes (SLEEP, TIMER, RTC, STOP, Deep standby RTC, Deep standby STOP) Back up register is 16bytes. Debug - Serial Wire JTAG Debug Port (SWJ-DP).
| |||||||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.