|
|||||||||||||||
Product Information Device Database® Downloads Compliance Testing Distributors |
Cadence Design Systems Inc. R80515The Cadence Design Systems Inc. R80515 is a Single-clock 8051-compatible IP core with 8 times more performance than legacy 80C51 (with Dhrystone v1.1 Benchmark on identical clock speed). Features: 32 I/O lines, three 16-bit Timer/Counters, 13 interrupts/4 priority levels, two serial peripheral interfaces, 16 bit multiplication-division unit, dual data pointer, compare/capture unit, 15 bit programmable watchdog timer, power management unit. Optional available: On-Chip Debug Support for Keil uVision Debugger. The R80515 IP core is compatible with FPGA and ASIC design.
| ||||||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.