|
|||||||||||
Product Information Device Database® Downloads Compliance Testing Distributors |
Peripheral SimulationFor NXP (founded by Philips) LPC2292 — VPB Divider Simulation support for this peripheral or feature is comprised of:
These simulation capabilities are described below. VPB Divider Dialog
The VPB Divider Dialog controls the VLSI Peripheral Bus Divider control register. This register controls the VBP clock rate (PCLK) based on the MPU clock rate (CCLK). You may display or change the settings using this dialog. VPB Divider
| ||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.