|
|||||||||||
Product Information Device Database® Downloads Compliance Testing Distributors |
Peripheral SimulationFor Cadence Design Systems Inc. R8051XC (2 DPTR) — DMA Controller Simulation support for this peripheral or feature is comprised of:
These simulation capabilities are described below. DMA Controller Dialog
The Direct Memory Access (DMA) Controller contains eight individual channels. Each channel is capable of transferring data to or from any addressable location (program memory, internal or external data memory, or SFR). Channels may be configured for synchronous mode (when just one byte is transferred at each trigger) or asynchronous mode (when all the data is transferred at each trigger). Either software or a specific interrupt may trigger a data transfer. | ||||||||||
|
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.