SBC 0x0, 0xFFFF, 1, 3 // Force SW Breakpoints to be written with 3 Byte accesses
// for a Cortex-M CPU
// => Error, Cortex-M normally supports one or
// all of 1, 2, and 4 Byte accesses
Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers of your data.